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Abstract
Semiconductor technology scaling makes NAND ﬂash memory subject to continuous raw storage reliability
degradation, leading to the demand for more and more powerful error correction codes. This inevitable trend makes
conventional BCH code increasingly inadequate, and iterative coding solutions such as low-density parity-check
(LDPC) codes become very natural alternative options. However, ﬁne-grained soft-decision memory sensing must be
used in order to fully leverage the strong error correction capability of LDPC codes, which results in signiﬁcant data
access latency overhead. This article presents a simple design technique that can reduce such latency overhead. The
key is to cohesively exploit the NAND ﬂash memory wear-out dynamics and impact of LDPC code structure on
decoding performance. Based upon detailed memory device modeling and ASIC design, we carried out simulations
to demonstrate the potential eﬀectiveness of this design method and evaluate the involved trade-oﬀs.
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Introduction
Solid-state storage systems based upon NAND ﬂash
memory technology must use error correction code
(ECC) to ensure the system-level data storage integrity.
In current design practice, BCH codes with classical
hard-decision decoding algorithms [1] are being widely
used. As the semiconductor industry continues to push
the technology scaling envelope and pursue aggressive
use of multi-level per cell storage, raw storage reliabil-
ity of NAND ﬂash memory continues to degrade, which
quickly makes current design practice inadequate and
hence naturally demands more powerful ECCs. Because
of their well-proven error correction capability with rea-
sonably low decoding complexity and recent success in
hard disk drives, low-density parity-check (LDPC) codes
[2,3] have attracted many attentions because of their
applications in NAND ﬂash memory. To maximize their
error correction capability, LDPC codes demand NAND
ﬂash memory carry out ﬁner-grained (i.e., soft-decision)
sensing. As a result, straightforward use of LDPC codes
tends to signiﬁcantly degrade the overall data storage sys-
tem read response latency. In particular, since NAND
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ﬂash memory on-chip sensing latency is linearly pro-
portional to the sensing quantization granularity, soft-
decision memory sensing will largely increase on-chip
memory sensing latency compared with current prac-
tice. Meanwhile, in the presence of soft-decision mem-
ory sensing, the ﬂash-to-controller data transfer latency
will accordingly increase. Since the read response latency
is a very critical metric in many data storage systems,
it is highly desirable to reduce the read latency over-
head caused by the use of LDPC codes in NAND
ﬂash memory.
In this article, we present a simple design technique to
reduce the latency overhead caused by the use of LDPC
codes. First, we note that NAND ﬂash memory cells
gradually wear out with the program/erase (P/E) cycling
[4], which is reﬂected as gradually diminishing memory
cell storage noise margin (or increasing raw storage bit
error rate). To meet a speciﬁed P/E cycling endurance
limit, the LDPC code decoding with the maximum allow-
able soft-decision memory sensing precision should be
able to tolerate the worst-case raw storage reliability at
the end of memory lifetime. Clearly, the memory cell
wear-out dynamics makes the maximally achievable error
correction capability of LDPC codes largely more-than-
enough over the entire lifetime of memory, especially at
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its early lifetime when P/E cycling number is rela-
tively small. Meanwhile, the error correction capability
of LDPC codes strongly depends on the soft-decision
input precision. Therefore, it is very straightforward to
apply a progressive-precision LDPC decoding strategy
to reduce the average latency, i.e., we always start with
the hard-decision memory sensing (and hence hard-
decision LDPC code decoding), and only if LDPC decod-
ing fails, we progressively increase the sensing pre-
cision and retry the decoding until LDPC decoding
succeeds.
Under such a straightforward progressive-precision
decoding design framework, it is very critical to minimize
the hard-decision LDPC decoding failure rate in order
to minimize the overall latency overhead. Hard-decision
LDPC decoding employs the bit-ﬂipping decoding algo-
rithm [5], which ﬂips the hard-decision of those bits
that participate in the most number of unsatisﬁed par-
ity checks during each iteration. In contrast, soft-decision
LDPC decoding employs either sum–product decoding
algorithm [3], min–sum decoding algorithm [6], or their
many variants. These soft-decision decoding algorithms
iteratively update the likelihood probability estimation of
each bit. In the context of soft-decision decoding, it has
been well known that the decoding performance heav-
ily depends on the column weight of LDPC code par-
ity check matrices, and low-weight LDPC codes tend to
have stronger error correction capability than high-weight
LDPC codes. However, in the context of hard-decision
decoding based upon bit-ﬂipping decoding algorithm,
high-weight LDPC codes tend to outperform their low-
weight counterparts, which is completely opposite to the
scenario of soft-decision decoding. Under the straight-
forward progressive-precision decoding framework, such
conﬂicting impact of code parity check matrix column
weight on error correction capability directly leads to a
design dilemma: If we use low-weight LDPC codes to
maximize the achievable error correction capability and
hence maximize the tolerable worst-case raw storage reli-
ability, the corresponding hard-decision decoding failure
rate will relatively be higher, leading to a larger latency
overhead. To address this design dilemma, instead of
using the same LDPC code throughout the entire NAND
ﬂash memory lifetime, we propose to adaptively adjust
the LDPC code parity check matrix column weight based
upon the wear-out progress of the NAND ﬂash memory.
In particular, given the raw storage reliability of NAND
ﬂash memory, we always use the LDPC code that can
meet the target soft-decision decoding failure rate and
meanwhile has the highest column weight. As a result,
we can always ensure that the hard-decision decoding
failure rate is minimized throughout the entire lifetime
of NAND ﬂash memory, leading to the minimal overall
latency overhead.
Based upon NAND ﬂash memory erase and program-
ming characteristics, we derive mathematical formula-
tions to approximately model threshold voltage distribu-
tion of memory cells in the presence of various major
NAND ﬂash memory device noise and distortion sources.
Using a hypothetical 2 bits/cell NAND ﬂash memory and
rate-8/9 LDPC codes with diﬀerent column weights, we
carry out extensive computer simulations to evaluate the
eﬀectiveness of the proposed design technique. In addi-
tion, we carried out LDPC decoder ASIC design at 65-
nm technology node to evaluate and compare the hard-
decision and soft-decision LDPC decoder silicon cost.
Basics and background
Basics of NAND ﬂash memory physics
Each NAND ﬂash memory cell is a ﬂoating gate tran-
sistor whose threshold voltage can be programmed by
injecting certain amount of charges into the ﬂoating gate.
Before a ﬂash memory cell can be programmed, it must
be erased (i.e., remove all the charges from the ﬂoating
gate, which sets its threshold voltage to the lowest voltage
window). For n bits/cell ﬂashmemory, the goal of memory
programming is to move the memory cell threshold volt-
age into one of 2n non-overlapping storage levels that are
apart from each other with certain noisemargin. However,
the memory cell storage noise margin can seriously be
degraded in practice, mainly due to P/E cycling eﬀects and
cell-to-cell interference, which will be discussed below.
Eﬀects of P/E cycling
Flash memory P/E cycling causes damage to the tunnel
oxide of ﬂoating gate transistors in the form of charge
traps in the oxide and interface states [7-9], which directly
results in memory cell threshold voltage shift and ﬂuctu-
ation and hence degrades memory device noise margin.
Let N denote the number of P/E cycles that memory
cells have gone through and Ntrap denote the density
growth of either interface or oxide traps. We can approxi-
mately quantify the relation between interface/oxide traps
generation and the number of P/E cycles as
Ntrap = A · Na, (1)
where A is a constant factor ﬁtted from measurements.
Such a power–law relationship can be explained by the
widely accepted reaction–diﬀusion model in negative bias
temperature instability [10,11] and the scattering-induced
diﬀusion model [12]. Those gradually accumulated traps
result in two major types of noises:
1. Electrons capture and emission events at charge trap
sites near the interface developed over P/E cycling
directly result in memory cell threshold voltage
random ﬂuctuation, which is referred to as random
telegraph noise (RTN) [13,14];
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2. Interface state trap recovery and electron detrapping
[12,15] gradually reduce memory cell threshold
voltage, leading to the data retention limitation. This
is referred to as data retention noise.
Since the signiﬁcance of these noises grows with the trap
density and trap density grows with P/E cycling, NAND
ﬂash memory cell noise margin monotonically degrades
with P/E cycling. This leads to the NAND ﬂash mem-
ory P/E cycling endurance limit, beyond which memory
cell noise margin degradation can no longer be accommo-
dated by the memory system fault tolerance capability.
Cell-to-cell interference
In NAND ﬂash memory, the threshold voltage shift of one
ﬂoating gate transistor can inﬂuence the threshold voltage
of its neighboring ﬂoating gate transistors through para-
sitic capacitance-coupling eﬀect [16]. This is referred to as
cell-to-cell interference, which has been well recognized
as the one of major noise sources in NAND ﬂash memory
[17-19]. Threshold voltage shift of a victim cell caused by




(V (k)t · γ (k)), (2)
where V (k)t represents the threshold voltage shift of one
interfering cell which is programmed after the victim cell,
and the coupling ratio γ (k) is deﬁned as




where C(k) is the parasitic capacitance between the inter-
fering cell and the victim cell, and Ctotal is the total
capacitance of the victim cell.
Use of soft-decision ECC in NAND ﬂash memory
As technology continues to scale down, NAND ﬂash
memory cell storage distortion and noise sources become
increasingly signiﬁcant, leading to continuous degrada-
tion of memory raw storage reliability. As a result, the
industry has very actively been pursuing the transition
of ECC from conventional BCH codes to more power-
ful soft-decision iterative coding solutions, in particular
LDPC codes. Nevertheless, since NAND ﬂash memory
sensing latency is linearly proportional to the number of
sensing quantization levels and the sensing results must
be transferred to the memory controller through standard
chip-to-chip links, a straightforward use of soft-decision
ECC in NAND ﬂash memory can result in signiﬁcant
memory read latency overhead.
The linear dependency of memory sensing latency on
the number of sensing quantization levels is caused by the
underlying NAND ﬂash memory structure. NAND ﬂash
memory cells are organized in an array→block→page
hierarchy, where one NAND ﬂash memory array is parti-
tioned into blocks, and each block contains a number of
pages. Within one block, each memory cell string typi-
cally contains 32 to 128 memory cells, and all the memory
cells driven by the same word-line are programmed and
sensed at the same time. All the memory cells within the
same block must be erased at the same time. Data are
programmed and fetched in the unit of page, where the
page size ranges from 512Bytes to 8 kBytes user data. As
illustrated in Figure 1, all the memory cell blocks share
the same set of bit-lines and an on-chip page buﬀer that
contain sensing circuitry and hold the data being pro-
grammed or fetched. As illustrated in Figure 1, when we
read one memory page withm-level sensing quantization,
the word-line voltage consecutively sweeps through them
diﬀerent sensing quantization levels, and all the bit-lines
are charged and discharged once for every sensing quan-
tization level. This clearly shows the linear dependency
of memory sensing latency on the number of sensing
quantization levels.
Reducing LDPC-induced latency overhead
Progressive-precision LDPC decoding
From the discussions in “Basics of NAND ﬂash mem-
ory physics” section, it is clear that NAND ﬂash memory
cell raw storage reliability gradually degrades with the
P/E cycling: During the early lifetime of memory cells
(i.e., the P/E cycling number N is relatively small), the
aggregated P/E cycling eﬀects are relatively less signiﬁ-
cant, which leads to a relatively large memory cell stor-
age noise margin and hence good raw storage reliability
(i.e., low raw storage bit error rate); since the aggregated
P/E cycling eﬀects scale with N in approximate power–
law fashions, the memory cell storage noise margin and
hence raw storage reliability gradually degrade as the P/E
cycling number N increases. As a result, it is suﬃcient
for ECC to provide gradually stronger error correction
capability throughout the entire NAND ﬂash memory
lifetime.
Meanwhile, the error correction capability of LDPC
code decoding gradually improves as we increase the
memory sensing precision. If NAND ﬂash memory uses
conventional hard-decision memory sensing (i.e., there
are only l − 1 sensing quantization levels for l-level per
cell NAND ﬂash memory), LDPC code decoder can only
carry out hard-decision decoding (e.g., using the hard-
decision bit-ﬂipping decoding algorithm) and achieve rel-
atively poor error correction capability. As NAND ﬂash
memory uses soft-decision memory sensing with higher
and higher sensing quantization granularity, LDPC code
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(b)
Figure 1 Illustration of NAND ﬂashmemory sensing, (a) Illustration of NAND ﬂashmemory structure, and (b) illustration of word-line
voltage sweeping for memory sensing, all the bit-lines are charged and discharged once for each word-line voltage point.
decoder can carry out soft-decision decoding (e.g., using
the sum–product or min–sum decoding algorithm) and
achieve stronger and stronger error correction capability.
Very naively, the above discussion suggests that we
can use a simple progressive-precision LDPC decoding
strategy to reduce the memory sensing latency and ﬂash-
to-controller data transfer latency caused by the use of
LDPC codes. As illustrated in Figure 2, this straightfor-
ward design strategy aims to use just-enough sensing
precision for LDPC code decoding through a trial-and-
error manner. As discussed above, NAND ﬂash memory
raw storage reliability gradually degrades with the P/E
cycling, hence ﬁne-grained sensing may only be necessary
as ﬂash memory approaches its end of lifetime, and low-
overhead coarse-grained sensing (and even hard-decision
sensing) could be suﬃcient during memory early life-
time. In addition, since ECC must ensure an extremely
low page error rate (e.g., 10−12 and below) for data stor-
age in NAND ﬂashmemory, low-overhead coarse-grained
sensing (and even hard-decision sensing) may achieve a
reasonably low error rate (e.g., 10−4), which clearly makes
the progressive-precision sensing and decoding strategy
well justiﬁed, especially for applications that are not very
sensitive to read latency variability.
Reducing hard-decision LDPC decoding failure probability
Under the above design framework of the progressive-
precision LDPC code decoding, it is highly desirable to
maximize the utilization eﬃciency of hard-decision LDPC
code decoding (i.e., to minimize the hard-decision LDPC
code decoding failure probability) in order to reduce the
overall latency overhead. In this study, we propose a
design method that can reduce hard-decision LDPC code
decoding failure probability by adaptively conﬁguring
LDPC code parity check matrix construction throughout
the entire ﬂashmemory P/E cycling lifetime. Because their
inherent structural regularity can greatly facilitate eﬃ-
cient decoder silicon implementation, quasi-cyclic LDPC
(QC-LDPC) codes have widely been studied and adopted
in real-life applications. Therefore, we are only interested
in the use of QC-LDPC codes in NAND ﬂash memory.
The parity check matrix H of a QC-LDPC code can be
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where each sub-matrix Hi,j is a circulant matrix in which
each row is a cyclic shift of the row above. The column
weight (or row weight) of each circulantHi,j can be 0, 1, or
2.
It is well known that LDPC code decoding performance
spectrum contains two regions (i.e., water-fall region and
error-ﬂoor region [20]): Starting from the worst raw stor-
age reliability with very high raw bit error rate, as we
increase the raw storage reliability, the LDPC code decod-
ing failure rate will continue to rapidly reduce like a
water-fall; however, as the raw storage reliability improves
over a certain threshold, the reduction slope of LDPC
code decoding failure rate will noticeably degrade, enter-
ing the so-called error-ﬂoor region. It is well known that
LDPC code decoding performance spectrum is funda-
mentally subject to a trade-oﬀ between water-fall region
performance and error-ﬂoor threshold: As illustrated in
Figure 3, an LDPC code with relatively low column weight
(e.g., 3 or 4) can achieve good soft-decision decoding
performance within water-fall region but tends to have
a relatively worse error-ﬂoor threshold (i.e., enter the
error-ﬂoor region at relatively high soft-decision decod-
ing failure probability); on the other hand, an LDPC
code with relatively high column weight (e.g., 5 or 6)
























Figure 3 Illustration of comparison between soft-decision and
hard-decision decoding performance of LDPC codes with
diﬀerent column weight.
worse soft-decision decoding performance within water-
fall region. Straightforwardly, designers tend to choose the
LDPC codes that can satisfy the target page error rate
with the least parity check matrix column weight. This
will accordingly maximize the soft-decision decoding per-
formance and hence tolerate worse raw storage reliability.
In addition, since decoding computational complexity is
proportional to the number of 1’s in the code parity check
matrix, the use of low-weight LDPC codes can also reduce
the decoder implementation silicon cost.
On the contrary to the scenario of soft-decision decod-
ing, a low-weight LDPC code tends to have worse hard-
decision decoding performance than a high-column-
weight code. This can be illustrated in Figure 3 and will
be further demonstrated in “Case studies” section. This
observation directly motivates us to adaptively change the
LDPC code parity check matrix column weight through-
out the entire NAND ﬂash memory lifetime. Its basic idea
is to use the LDPC code that has the largest possible
column weight and meanwhile can meet the target page
error rate through soft-decision decoding under present
ﬂash memory P/E cycling. It can be further described as
follows: assume the NAND ﬂash memory controller can
support s diﬀerent LDPC codes, C1, C2, . . . , Cs. Let wi
represent the column weight of the code Ci, and we have
ws > ws−1 > · · · > w1. Let Ni denote the threshold P/E
cycling number beyond which the soft-decision decoding
of the code Ci cannot satisfy the target page error rate.
Based on the above discussions, we haveN1 < N2 < · · · <
Ns. In order to reduce the hard-decision decoding fail-
ure rate, we should use the weight-wi LDPC code Ci when
the NAND ﬂash memory cycling number N ∈[Ni−1,Ni),
where we set N0 as 0 and Ns+1 as ∞. Figure 3 illustrates
the scenario when we have three diﬀerent LDPC codes.
Compared with using a single ﬁxed low-weight LDPC
code throughout the entire lifetime of NAND ﬂash mem-
ory, this proposed adaptive design method can achieve
better hard-decision decoding performance (hence lower
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hard-decision decoding failure rate) throughout the entire
NAND ﬂash memory lifetime. This can directly reduce
the average latency of on-chip memory sensing and
ﬂash-to-controller data transfer caused by the use of
LDPC codes in NAND ﬂash memory. Meanwhile, we
note that such an adaptive design method will lead to
higher silicon implementation cost of ﬂash memory con-
troller since the soft-decision and hard-decision decoders
must be able to support diﬀerent codes with diﬀer-
ent column weights. Since we only consider the use of
QC-LDPC codes, it will be suﬃcient for the decoder
to support the maximum allowable number of column
weight and run-time conﬁguration in terms of circu-
lant size and cyclic shift value of each circulant. Most
QC-LDPC decoder architectures ever reported in the
open literature (e.g., see) [21-24] can readily support such
conﬁgurability.
Case studies
For the purpose of quantitative evaluation, we develop a
quantitative NAND ﬂash memory device model that can
capture the major threshold voltage distortion sources.
Based upon this model, we carry out simulations to
demonstrate the proposed design method.
NAND ﬂash device model
Erase and programming operationmodeling
The threshold voltage of erased memory cells tends
to have a wide Gaussian-like distribution [25], and we









where μe and σe are the mean and standard deviation of
the erased state. Regarding memory programming, a tight
threshold voltage control is typically realized by using
incremental step pulse program [4,26], i.e., memory cells
on the same word-line are recursively programmed. At
older technology nodes (e.g., 90-nm node), the threshold
voltage of programmed states tends to have a uniform dis-
tribution [14]. Nevertheless, in highly scaled technology
nodes (e.g., 65-nm and below), the electron injection sta-
tistical spread [27] has become signiﬁcant and tends to
make the threshold voltage of programmed states more
like Gaussian distribution. Hence, in this study we approx-








where μp and σp are the mean and standard deviation of
the programmed state right after programming.
RTN
The ﬂuctuation magnitude of RTN is subject to expo-
nential decay. The probability density function pr(x) of
RTN-induced threshold voltage ﬂuctuation is modeled as
a symmetric exponential function [14]:
pr(x) = 12λr e
− |x|
λr . (6)
Since the signiﬁcance of RTN is proportional to the
interface trap density, we model the mean of RTN, i.e.,
μRTN = 1λr , approximately follows
μRTN = ARTN · NaIT . (7)
Retention process
Since interface trap recovery and electron detrapping pro-
cesses tend to follow Poisson statistics [9], we approxi-
mately model the induced threshold voltage reduction as a
Gaussian distribution, i.e., pt(x) = N (μd, σ 2d ). As demon-
strated in relevant device studies (e.g., see) [9,28], mean
value of threshold voltage shift scales approximately with
ln(1+t) over the time. Themean value of retention shift is
set to follow the mean of sum of interface traps and oxide
traps:
μd = (At · NaIT + Bt · NaOT) · ln(1 + t). (8)
Moreover, the signiﬁcance of threshold voltage reduc-
tion induced by interface trap recovery and electron
detrapping is also proportional to the initial threshold
voltage magnitude [29], i.e., the higher the initial thresh-
old voltage is, the faster the interface trap recovery and
electron detrapping occur and hence the larger thresh-
old voltage reduction will be. Hence, we set the generated
retention noise approximately scale Ks(x − x0), where x is
the initial threshold voltage before retention, and x0 and
Ks are constants.
Cell-to-cell interference
To capture inevitable process variability in cell-to-cell
interference model, we set both the vertical coupling ratio
γy and diagonal coupling ratio γxy as random variables









2σ2c , if |x − μc| ≤ wc
0, else
, (9)
where μc and σc are the mean and standard deviation,
and cc is chosen to ensure the integration of this bounded







































Figure 4 Simulated decoding failure rate versus P/E cycling when using the three diﬀerent QC-LDPC codes with diﬀerent columnweights.
Gaussian distribution equals to 1. According to [18], we
set the ratio between the means of γx, γy, and γxy as
0.1:0.08:0.006.
Overall devicemodel
Based upon (4) and (5), we can obtain the threshold volt-
age distribution function pp(x) right after programming
operation. Then we have the threshold voltage distribu-




After we incorporate the cell-to-cell interference, we
have the threshold voltage distribution pac. Let pt(x)
denote the distribution of retention noise caused by inter-
face state trap recovery and electron detrapping. The ﬁnal
threshold voltage distribution pf is obtained as




Based upon the above NAND ﬂash memory device
model, we carried out simulations to compare the error-
correction performance between soft-decision and hard-
decision LDPC code decoding and demonstrate the eﬀec-
tiveness of the proposed adaptive design method. In this
study, we set that each LDPC codeword protects 2 kB
user data, and construct three rate-8/9 QC-LDPC codes
with the column weight of 3, 4, and 5, respectively. The
code parity check matrices of these three codes contain
3 × 27, 4 × 36, and 5 × 45 circulants, respectively, where
all the circulants have a column weight of 1 and are con-
structed randomly subject to the 4-cycle-free constraint.
LDPC code soft-decision decoding employs the min–
sum decoding algorithm [6], and hard-decision decoding
employs the bit-ﬂipping decoding algorithm [5].
Based upon the NAND ﬂash memory device model
described in “NAND ﬂash device model” section, we use
2 bits/cell NAND ﬂash memory with the following device
parameters as a test vehicle. We set the normalized σe and
μe of the erased state as 0.35 and 1.4, respectively. For
programmed state, we set the normalized program step
voltage Vpp as 0.2, and its deviation as 0.05. Accord-
ing to [12], the exponents for interface and oxide traps
Table 1 LDPC decoder design results at 65-nm technology node
Silicon area (mm2)
Throughput
Computation Register array SRAM Others Total
Soft-decision decoder 0.40 0.26 1.96 0.19 2.81 2.1 Gbps
Hard-decision decoder 0 0.06 0.38 0.26 0.70 @ 300MHz
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generation are estimated as aIT = 0.62 and aOT = 0.3,
respectively. For RTN, we set ARTN = 2.72 × 10−4.
The coupling strength factor is set as 1. As for reten-
tion shift, we set σd = 0.3|μd|, and At = 3.5 × 10−5,
Bt = 2.35×10−4, which are chosen to match the 70%:30%
ratio of interface trap recovery and electron detrapping
presented in [12]. Regarding the inﬂuence of the initial
threshold voltage, we set x0 = 1.4 and Ks = 0.333. We set
wc = 0.1μc and σc = 0.4μc. Accordingly, we carried out
Monte Carlo simulations to evaluate the decoding failure
rate statistics when using diﬀerent LDPC codes with both
hard-decision decoding and soft-decision decoding. The
simulation results are shown in Figure 4. The simula-
tion results clearly show that high-weight LDPC codes
perform better than their low-weight counterparts under
hard-decision decoding. This is completely opposite to
the scenario of using soft-decision decoding. Therefore, it
is highly desirable to employ the high-weight LDPC codes
in the early lifetime of NAND ﬂash memory in order to
reduce the latency overhead.
We further carried out ASIC design to evaluate the sil-
icon overhead of implementing both soft-decision and
hard-decision LDPC decoders. With the RTL-level design
entry using Verilog, we use Synopsys tool set and 65-nm
CMOS standard cell library. The target decoding through-
put is 2Gbps. Both decoders carry out the decoding in a
partially parallel manner, and can be on-the-ﬂy conﬁgured
in terms of cyclic shift value of each circulant, circulant
size, and column weight. The soft-decision decoder archi-
tecture directly follows the one presented in [22], and the
hard-decision decoder employs the similar architecture.
All the decoding messages in the soft-decision decoder
have 4-bit precision. Table 1 summarizes the ASIC design
results, which clearly show that the addition of a hard-
decision decoder only induces a relatively small silicon
overhead.
Conclusion
This article concerns the potentially signiﬁcant latency
overhead caused by the use of powerful soft-decision
ECC, in particular LDPC codes, in future NAND ﬂash
memory. Although LDPC codes can achieve excellent
error-correction capability, their soft-decision decoding
nature directly results in signiﬁcant latency overhead in
terms of on-chip memory sensing and ﬂash-to-controller
data transfer. We propose a simple yet eﬀective design
technique that can reduce such latency overhead. Based
upon an approximate NAND ﬂash memory device model,
we carried out simulations and the results clearly demon-
strate the potential eﬀectiveness of the proposed design
solution.
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